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Abstract. ParaFPGA 2009 is a Mini-Symposium on parallel computing with ﬁeld
programmable gate arrays (FPGAs), held in conjunction with the ParCo conference
on parallel computing. FPGAs allow to map an algorithm directly onto the hard-
ware, optimize the architecture for parallel execution, and dynamically reconﬁg-
ure the system in between different phases of the computation. Compared to e.g.
Cell processors, GPGPU’s (general-purpose GPU’s) and other high-performance
devices, FPGAs are considered as ﬂexible hardware in the sense that the building
blocks of one or more single or multiple FPGAs can be interconnected freely to
build a highly parallel system. In this Mini-Symposium the following topics are
addressed: clustering FPGAs, evolvable hardware using FPGAs and fast dynamic
reconﬁguration.
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Introduction
Within the world of parallel computing, FPGAs constitute an attractive option for spe-
cialized applications, because of their ﬂexibility, massively parallel framework, relatively
low energy consumption and continually expanding features. Due to their inherently par-
allel electronic components and computation elements, FPGAs can be synthesized into
a highly parallel computing architecture. This allows one to construct dataﬂow architec-
tures and to map an algorithm onto the hardware. FPGAs have been used as accelera-
tors in supercomputers, number crunching for multimedia applications, simulators for
new computer architectures and standalone computing platforms. It is clear that no sin-
gle computing paradigm ﬁts all these applications, and this is reﬂected in the different
topics of this Mini-Symposium: clustering FPGAs, developing evolvable hardware and
new techniques for fast dynamic reconﬁguration.
The selection and review of the number of papers presented in this Mini-Symposium
could not be possible without the extensive help of the program committee. We thank
these members for reviewing the submitted papers and selecting the best ones to be
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We also thank Prof. Jonathan Rose of the University of Toronto for giving a keynote on
Experience, Frustration and Hope with Acceleration of Computation on FPGAs.
1. Contributions
The ﬁrst two papers address clustering and communication between FPGAs. In Software
versus Message Passing Implementations for FPGA Clusters by Creedon and Manzke, a
speed-area trade-off was made between the hardware and software implementation of a
fast interconnection between FPGAs in a cluster. Interestingly, the authors developed a
message passing interface which mimics the well-known MPI standard.
RAPTOR, a Scalable Platform for Rapid Prototyping and FPGA-based Cluster
Computing by Porrmann et al., presents the development of a Gigabit-interconnected
FPGA cluster used to emulate new multiprocessor hardware architectures. The RAPTOR
hardware/software environment has been used to emulate large multiprocessor systems
on a chip (MPSoC) and Kohonen self-organizing maps (SOM). In addition, the RAPTOR
platform enables the development of powerful hardware accelerators, e.g., to speed-up
large scientiﬁc simulations.
The next two papers address speeding up the development of evolvable hardware.
Evolvable hardware consists of using genetic techniques to develop the optimal or near-
optimal implementation of a combinational circuit such as a digital ﬁlter, or a complex
controller. In Speeding up Combinational Synthesis in an FPGA Cluster by Pedraza et
al., the computational intensive calculation is delegated to an FPGA in the so-called
Fitness Calculation Unit. The speedup over a conventional HPC cluster depends on the
search space, and is typically one or more orders of magnitude.
In A Highly Parallel FPGA-based Evolvable Hardware Architecture by Cancare et
al., another approach is taken, in which the evolution of the candidate solutions is pro-
grammed at runtime using partial reconﬁguration. This means that in the evolvable re-
gion, the quality of the solutions is calculated, while in another part of the evolvable re-
gion, new candidates are generated using partial reconﬁguration. In this way it is possible
to partially or completely hide the reconﬁguration time.
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Dynamic reconﬁguration is the topic of the last three papers. In Applying Parame-
terizable Dynamic Conﬁgurations to Sequence Alignment by Davidson et al., an existing
algorithm for DNA alignment is reorganized for execution on a smaller FPGA using run-
time reconﬁguration. In this way, the same application can run on a smaller and cheaper
FPGA.
The paper Towards a More Efﬁcient Runtime FPGA Conﬁguration Generation
Abouelella et al., gives a new insight into generating and minimizing the conﬁguration
time for a family of parameterizable bitstreams. A stack machine is presented which
allows to compile a parameterizable conﬁguration into conﬁguration bits which are in-
jected into the conﬁguration memory. Parameterizable bitstreams allow a smaller and
faster reconﬁguration.
Finally, the paper ACCFS – Virtual Filesystem Support for Host Coupled Run-Time
Reconﬁgurable FPGAs by Strunk et al., represents a ﬁle system for storing runtime re-
conﬁgurable modules, which can be loaded on demand by the user. This allows a multi-
tude of compute kernels to be stored in a virtual ﬁle system for easy access by a multiple
of users in multiple contexts.
2. Conclusion
The contributions presented in this Mini-Symposium show that there exist many oppor-
tunities for research and development in the area of parallel computing with FPGAs. De-
spite the existence of specialized architectures, it is expected that FPGAs will grow in
ﬂexibility and performance, and contribute to the parallel computing community in the
future.
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